

#### weeroc

High-end Microelectronics Design

ROC chip family NDIP 2014, Tours July 4<sup>th</sup> 2014 Julien Fleury

On behalf of :

- Omega Microelectronics lab
- Weeroc SAS









#### **WEEROC & OMEGA PRESENTATION**

Team, offer, organization

#### **About Weeroc**

• Weeroc is a start-up company of Omega laboratory





- Weeroc is located in Orsay (Paris Suburb), France
- Weeroc provides :
  - off-the-shelf front-end ASIC (the ROC chip family)
  - customer-specific ASICs
  - Services, Audit, Expertise















#### Omega microelectronics lab





### Weeroc offer : application fields





# Scientific instrumentation



Medical imaging



Nuclear industry



# Homeland security



Aerospace industry



Analytical instrumentation







#### READ-OUT CIRCUITS FOR MULTI-ANODE PMT& PMT ARRAYS

Maroc, Spaciroc, Parisroc

# Maroc 3



Bar Parts

- Complete front-end chip for 64 channels multi-anode photomultipliers
- 6-bit individual gain correction
- 64 trigger outputs, trigger on 1/3 of photo-electron
- Multiplexed charge output and internal ADC (12 bits)



### PMF – Atlas luminometry



• Get the front-end electronics and HV circuitry in the shadow of the MA-PMT



#### **MAROC** measurements

0.

0

mainten

100 200 300 400 500 600 700 800 900 1000 1100 1200 1300 1400 1500

Time (ns)





Ô.

0 1

2 3 4 5 6

7

Injected charge (pC)

8 9 10 11 12 13 14 15 16 17 18

#### MAROC3 users





2012-2013

**Ralf ENGELS** Vladimir SOLOVOV Scott Lumsden JJ Velthuis Piero Giorgio FALLICA/ ST micro Vincent TATISCHEFF Alexander Nadeev Domenico Lo Pesti F.L. Rizzini D. Lo Presti P. Rodrigues Stephen Wotton JJ Velthuis **Riccardo Faccini** Patrizia Rossi Sima Cristina Patrizia Rossi D.Cussans/P.Baesso Paolo Baesso

Allemagne/Juelich Portugal/ Coimbra UK/Glasgow UK/Bristol Italie/ Catania France/Orsay Russie Italy/Catania Suisse/Genève Italie/ Catania Portugal/Lisboa Suisse/Genève UK/Bristol Italie/Roma Italie/Frascati Roumanie/Magurele Italie/Frascati UK/Bristol **UK/Bristol** 

Alain Blondel Pedro Rodriguez William Brooks Stephane Colonges Evandro Lodi Rizzini Günter Kemmerling Thomas Schweizer

Jason Legere Evandro Lodi Rizzini Ronan Oger Erik Vallazza Daniel Bertrand Ronan Oger Jason Legere Tanushyam Bhattcharjee Vincent Tatischef Suisse/Genève Portugal / Lisboa Chili / Valparaiso France / Paris Suisse / Genève Allemagne/Juelich Allemagne/Munich

re USA / Durham Rizzini Suisse / Genève er France / Paris za Suisse / Genève and Belgique / Bruxelles er France / Paris tre USA / Durham tcharjee Kolkota/Inde

ve Ga Prof. . iso Prof. . iso Er is Ricc ve Pi lich

Gabriela Llosa Pierre Salin Prof. A.A.Petrukhin Erik Vallazza Riccardo Faccini Pierre Salin Prof. A.A.Petrukhin Espagne / Valence Sofia Antipolis/France Russie/Moscou Suisse / Genève Roma/Italie Sofia Antipolis/France Russie/Moscou

450 DAC registe

• ATLAS lumi : 500chips (LAL)

MAROC3 - ASIC #3 urves vs threshold - FSB1 After gain adjustment Qinj = 50 fC

- Double Chooz : 1000 (Nevis)
- CLAS12 RICH (INFN)
- LHCb RICH ? (CERN)
- JUNO ? (IPHC)

Bernard Genolini	France / Orsay
Nicoleta Dinu	France / Orsay
JJ Jaeger	France / Paris
Vincent Tatischef	France / Orsay

## Spaciroc 3



- Photon counting : 50MHz
- Time-over-Threshold for energy measurement





#### **JEM-EUSO**



- Power consumption < 1 mW/ch
- Radiation tolerance : triple voting



#### Parisroc 2

- Replace large PMTs by arrays of smaller ones (PMm2 project)
- Centralized system-on-chip ASIC : 16 independent channels
- Auto-trigger at 1/3 p.e.
- Charge and time measurement (10-12 bits)
- Water tight, common high voltage
- Data driven : « One wire out »







#### PMm2 demonstrator





#### READ-OUT CIRCUITS FOR SIPM

Citiroc, Petiroc, Triroc

#### Citiroc

Channel 31 Channel 0

8-bit input

- Evolution of Easiroc ASIC : analogue front-end chip
- 32 channel, positive input, input dac HV adjustment
- 32 trigger output & multiplexed charge output
- Peak detector & two trigger level (timing & energy)



16



Charge measurement

read

Low gain

Low gain

Ŧ

#### **CTA : small telescopes**



Photon Detection Module (PDM) Pixel =  $0.17^{\circ} \rightarrow 6.2 \times 6.2 \text{ mm}$ 













Front-End board (2 CITIROC ASIC)

SiPM board (9 +1 temperature

PDM FPGA Board (XILINX ARTIX 7)



Osvaldo Catalano & Al

#### Practical use of input DAC : gain stabilization



### **Citiroc trigger linearity**





#### **Charge measurement : linearities**



### Petiroc 2

- Time of Flight read-out chip with **embedded TDC** (25 ps bin) and **embedded ADC** (10 bit)
- Dynamic range: 160 fC up to 400 pC
- 32 channels (bipolar input)
- 32 trigger outputs, digital and multiplexed analogue energy output
- Common trigger threshold adjustment and 6bit-dac/channel for individual adjustment
- Power consumption 6 mW/ch.
- Dual trigger level : on first photons and on energy





#### Charge measurement



- Energy measurement using Petiroc2 internal ADC
- Measurements made with minimum gain setup to go up to 360 pC



### **Trigger sensitivity**



#### Time resolution with test pulse

W

- Jitter (ps RMS) versus injection
- With and without internal clock



#### Time resolution : internal TDC







# **Trigger on first photons (Petiroc 1)**

- 1x1mm SiPM Hamamatsu
- Laser for low light injection
  - 405nm
  - Jitter: 28 ps FWMH
- Low trigger mandatory for good timing resolution
- Petiroc can trigger on first photoelectron
- Petiroc is low noise : single photon identification



26

2 ns/div



2 ns/div

## Time measurement (Petiroc 1)

- Jitter vs injection
  - Laser illumination of SiPM
  - 5 →15 pe, threshold 1pe
  - Jitter improve with signal, down to 50ps
- Jitter vs threshold
  - Laser illumination of SiPM
  - − 10pe, threshold 1pe $\rightarrow$ 9pe
  - Jitter improve with lower threshold





# Triroc 1

- **System-on-chip** 64-channel SiPM readout : positive & negative polarity inputs
- **Trigger** : 2 thresholds/channel : timing & energy validation
- On chip ADC & TDC, zero suppress
- Power Pulsing : Analog, ADC & Digital
- Event rate : 50k events/s (minimum, driven by conversion & data outing)





The research leading to these results has received funding from the European Union Seventh Programme under grant agreement n° 602621



#### The TRIMAGE system



Description of the second o

ce June man man man and the phy the ph

- MRI / PET / EEG cost-effective brain imaging
- Schizophrenia diagnosis





### PET ring : Gamma Camera Module



- 256 channels per module (50x50mm)
- 54 modules per ring, 14k channels
  - 64-channel ASIC, 216 ASIC per PET ring
  - Front-end board with SIPM on one side and FEE on the other side



#### **PET ring : one module**





#### Simulations – High Gain Shaper

0.0

100.0

200.0

300.0

time (ns)





#### Simulations – Low Gain Shaper





#### **Power consumption**



VDD = 3.3V, without Output Buffer power consumption

- Bias + common bloc : 11.815 mA \* 3.3V = 39mW
  - 1-channel : 0.6mW
- 64-channel : 125.76 mA \* 3.3V = 415mW
  - 1-channel : 6.5mW
- Digital : ~16 mA \*3.3V = 53mW (estimation)
  - 1-channel : 0.8mW
- Total for 1-channel : 7.9mW



#### PIN DIODES – SI STRIPS

Skiroc

### Skiroc 2

SKIROC2: 64 channels (W-Si ECAL, ILC, Calice collaboration)

- preamp + 3 shapers + discri
- Trigger :sensitivity 0.2fC dynamic range up to 10 pC
- memory to store 15 events
- Full power pulsing, fully integrated ILC sequential readout



### SKIROC : SiECAL chip

- 64 ch Si readout chip
  - Autotrigger  $@\cdot MIP = 2 fC$
  - Charge measurement 15 bits
  - Time measurement











#### **RPC – MICROMEGAS - GEMS**

Hardroc, Microroc

### Hardroc 3



W

HARDROC2: 64 channels (RPC DHCAL)

- preamp + shaper+ 3 discris (semi digital readout)
- Auto trigger on 10fC up to 20 pC
- 5 0.5 Kbytes memories to store 127 events
- Full power pulsing => 7.5 µW/ch
- Fully integrated ILC sequential readout



### **CALICE DHCAL - RPC readout**



Mean y Mean y Mean y RMS x RMS y RMS z

138 45.31 74.85 81.02 10.1 13.66 7.725



- 10 000 chips produced to equip 400 000 ch
- SDHCAL technological proto with 40 layers (5760 HR2 chips) built in 2010-2011. Successful TB in 2012 : 40 layers with Power Pulsing •
- mode







# Variant: MICROROC

#### MICROROC: 64 channels for µMegas (DHCAL ILC)

□ Very similar to HARDROC except for the input preamp (collaboration with LAPP Annecy) and shapers (100-150 ns)

□ Noise: 0.2fC Cd=80 pF => Auto trigger on 1fC up to 500fC

□ Pulsed power: **10 µW/ch** (0.5 % duty cycle)

#### HV sparks protection

□ 1 m2 in TB in August and October 2011. Very good performance of the electronics and detector (Threshold set to 1fC).

#### **Q** 2012: 4 m2 in TB





1m2 equipped with 144 MICROROC

#### **ROC chips for ILC detectors**

#### Imaging calorimetry at the International Linear Collider

- $\Rightarrow$  New detectors with one hundred million channels
- $\Rightarrow$  Readout electronics:
  - Large dynamic range (15 bits), auto-trigger on ½ MIP
  - must be highly integrated (System On Chip) and ultra low power to be embedded inside the detectors
- ⇒ Readout ASICs: HARDROC, MICROROC, SPIROC and SKIROC in SiGe 350 nm technology (AMS) by OMEGA













#### ILC CALICE collaboration : read-out framework







#### SUMMARY

## About the ROC chip in general

W

- Power effective
  - Between 1 mW and 8 mW/channel
  - Power pulsing (power down to 7.5uW/channel)
  - →Low power is mandatory for large experiment (no « leakless » cooling anymore
- Complex yet comprehensive
  - Probe bus for debug and better understanding of the fine effects
- Versatile
  - All ASICs are programmable (gain, peaking time, threshold)
- Two trends
  - « simpler » front-end ASICs with many I/Os (analogue outputs, all trigger out)
  - System-on-Chip for highly integrated systems

# Packaging



- Less naked die, less TQFP, more BGA
  - Wire bonding is not cost effective and complex to handle
  - TQFP are convenient but to big
  - Fine pitch BGA are very promising (ex. Citiroc in 10x10x1.2mm BGA)



### ROC chip family at a glance



Chip	Detector	Ch	Polarity	Dyn Range	Specificities
MAROC	PM	64	<0	5 fC - 5 pC	64 trig outputs, internal 8/10/12-bit ADC (for charge measurment)
SPACIROC	PM	64	<0	2 pC- 220 pC	Fast photon counting (50MHz)
PARISROC	PM	16	<0	5 fC - 1 pC	Internal TDC (<1ns), 16 trig outputs
HARDROC	RPC	64	<0	2 fC - 10 pC	3 discriminators, 128 deep digital memory to store 2x64 discriminator encoded data
MICROROC	µMEGAS/GEM	64	<0	0.2 fC - 500 fC	3 discriminators, 128 deep digital memory to store 2x64 discriminator encoded data
SKIROC	Si pin diodes	64	>0	0.3 f C - 10 pC	Internal 12-bit ADC for charge measurement
SPIROC	SiPM	36	>0	10 fC - 300 pC	36 HV SiPM tuning (8 bits), Internal 12-bit ADC for charge and time measurement
EASIROC	SiPM	32	>0	10 fC - 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs
CITIROC	SiPM	32	>0	10 fC - 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs
PETIROC	SiPM	32	Both	100fC – 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs, Internal 10-bit ADC for charge and time measurement (25 ps)
TRIROC	SiPM	64	Both	100 fC- 300 pC	64 HV SiPM tuning (8 bits), 64 trigger outputs, Internal 10-bit ADC for charge and time measurement (25 ps)

#### Thank you